Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

413 Open 591 Closed
413 Open 591 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[IntraClusterPlacement] Code Cleanups
#2732 opened Sep 20, 2024 by AlexandreSinger
4 tasks
[Packer] Load The ClusteredNetlist Directly From The ClusterLegalizer VPR VPR FPGA Placement & Routing Tool
#2731 opened Sep 20, 2024 by AlexandreSinger
[ClusterLegalizer] Code Cleanups VPR VPR FPGA Placement & Routing Tool
#2730 opened Sep 20, 2024 by AlexandreSinger
6 tasks
[Packer] Setting Higher Target Pin Utilization When Regions are Full VPR VPR FPGA Placement & Routing Tool
#2729 opened Sep 20, 2024 by AlexandreSinger
CLBs Positioned Far from IOs
#2727 opened Sep 17, 2024 by WindFrank
Packing Devices from Two Separate Parts of a Netlist into a Single CLB
#2726 opened Sep 17, 2024 by WindFrank
Improve 3D switch block commenting and move command line option to arch file
#2722 opened Sep 13, 2024 by vaughnbetz
3 tasks
VTR seems to struggle with being smart about how it packs into memories
#2718 opened Sep 12, 2024 by WhiteNinjaZ
Multibit Adder Architecture Failure
#2717 opened Sep 9, 2024 by shrekliao
VTR throws warning for shorted SB connections
#2712 opened Sep 4, 2024 by WhiteNinjaZ
@WhiteNinjaZ
Issue with Multibit Adder in VTR flagship architecture
#2710 opened Sep 3, 2024 by shrekliao
[IPA] MVP to manually test vpr --server mode
#2704 opened Aug 26, 2024 by w0lek
3
3D switch block updates & commenting
#2694 opened Aug 16, 2024 by vaughnbetz
if VPR have routing constraint like Xilinx fixed routing
#2693 opened Aug 16, 2024 by teddyisgood
vtr optional documentation showing up at the top of vtr::vector and vtr::vector_map documentation
#2679 opened Aug 6, 2024 by vaughnbetz
@duck2
1
Make a short coding style guide in the VTR developer guide
#2678 opened Aug 6, 2024 by vaughnbetz
@soheilshahrouz
VTR format checking / auto-format not checked by CI?
#2677 opened Aug 6, 2024 by vaughnbetz
@soheilshahrouz
VPR warning verbosity with timing analysis on and custom routing graphs with isolated clock routing
#2665 opened Jul 25, 2024 by petergrossmann21
@vaughnbetz @nedsels
Koios Benchmarks Failing With Flat Routing
#2660 opened Jul 23, 2024 by nedsels
@vaughnbetz @amin1377
1
Fc_override Not Parsed Correctly
#2658 opened Jul 22, 2024 by WhiteNinjaZ
1
Remove +1 from wirelength estimate
#2655 opened Jul 18, 2024 by amin1377
@vaughnbetz @amin1377 @soheilshahrouz
1
[CI] Investigating CI Runners
#2652 opened Jul 18, 2024 by AlexandreSinger
5
Placement channel_width_fac
#2651 opened Jul 17, 2024 by amin1377
Placement Internals Document
#2650 opened Jul 17, 2024 by amin1377
Passing only Fc max to pin to track map function
#2641 opened Jul 5, 2024 by saaramahmoudi
@saaramahmoudi
8
ProTip! Mix and match filters to narrow down what you’re looking for.