Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix(csr): add support non register interrupt pending and refactor xip/xie csr read/write #523

Merged
merged 1 commit into from
Sep 20, 2024

Conversation

sinceforYy
Copy link
Contributor

@sinceforYy sinceforYy commented Sep 13, 2024

  • menvcfg.stce, henvcfg.stce = 1 when enable sstc extension
  • init stimecmp, vstimecmp all of 1s
  • fix menvcfg, henvcfg wmask
  • get platform interrupts (XiangShan->difftest->NEMU) to diff xip
  • add read/write stimecmp in v mode
  • refactor xip, xie csr read/write

@sinceforYy sinceforYy added the do not merge please do not merge it until something label Sep 14, 2024
@sinceforYy sinceforYy removed the do not merge please do not merge it until something label Sep 16, 2024
@sinceforYy sinceforYy added the do not merge please do not merge it until something label Sep 16, 2024
@sinceforYy sinceforYy removed the do not merge please do not merge it until something label Sep 17, 2024
@sinceforYy sinceforYy changed the title fix(csr): add support non register interrupt pending, reg init and fix csr read/write fix(csr): add support non register interrupt pending, reg init and fix xip/xie csr read/write Sep 19, 2024
@sinceforYy sinceforYy changed the title fix(csr): add support non register interrupt pending, reg init and fix xip/xie csr read/write fix(csr): add support non register interrupt pending and fix xip/xie csr read/write Sep 19, 2024
@sinceforYy sinceforYy changed the title fix(csr): add support non register interrupt pending and fix xip/xie csr read/write fix(csr): add support non register interrupt pending and refactor xip/xie csr read/write Sep 19, 2024
…/xie csr read/write

* menvcfg.stce, henvcfg.stce = 1 when enable sstc extension
* init stimecmp, vstimecmp all of 1s
* fix menvcfg, henvcfg wmask
* get platform interrupts (XiangShan->difftest->NEMU) to diff xip
* refactor xip, xie csr read/write
* add read/write stimecmp in v mode
@sinceforYy sinceforYy merged commit 8953fd8 into OpenXiangShan:master Sep 20, 2024
7 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants