Skip to content

fix(csr): add support non register interrupt pending and refactor xip/xie csr read/write #1361

fix(csr): add support non register interrupt pending and refactor xip/xie csr read/write

fix(csr): add support non register interrupt pending and refactor xip/xie csr read/write #1361

Triggered via pull request September 19, 2024 14:25
Status Success
Total duration 16m 9s
Artifacts 1

ci.yml

on: pull_request
Compilation - all configs
3m 23s
Compilation - all configs
Basic - XiangShan
4m 48s
Basic - XiangShan
Basic - NutShell
24s
Basic - NutShell
Diff with Spike - Guard
1m 15s
Diff with Spike - Guard
Diff with Spike - Basic & System
2m 28s
Diff with Spike - Basic & System
Diff with Spike - Checkpoints
10m 28s
Diff with Spike - Checkpoints
Compile difftest-so
2m 1s
Compile difftest-so
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
difftest-so
1.06 MB