Skip to content

A (not yet) RV32I compliant RISC-V CPU in VHDL, accompanied by a graphical simulation tool that allows interactive program execution on the CPU

Notifications You must be signed in to change notification settings

HoussemNasri/RISC-V

Repository files navigation

RISC-V

A RV32I compliant RISC-V CPU in VHDL, accompanied by a custom made simulation tool that allows interactive program execution on the CPU

The CPU

The Simulation Tool

Design and Architecture

GCE drawio

Screenshots

screen-gce

Thanks

Thanks to JabRef for the awesome CSS stylesheet.

About

A (not yet) RV32I compliant RISC-V CPU in VHDL, accompanied by a graphical simulation tool that allows interactive program execution on the CPU

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published