- 👋 Hi, I’m @thatguythere98
- 👀 I’m interested in FPGA design, Verilog/SystemVerilog, and React development for web applications
- 🌱 I’m currently learning how to manage advanced FPGA designs, and React state management with Supabase integration
- 💞️ I’m looking to collaborate on FPGA-based projects, web apps with complex state management, and anything combining hardware design with software
- 📫 How to reach me: https://www.linkedin.com/in/fredyfuentes1/
- ⚡ Fun fact: I can make a quacking noise using my hands.
Popular repositories Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.