Copyright © sistenix.com 2016
Authors: Nelson Campos ([email protected]) and Plateny Ponchet ([email protected])
You can use, modify and redistribute this codes but please credit the authors.

sv_math

• reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog