Skip to content

Commit

Permalink
Bump Verilator to 5.0.22 (#128)
Browse files Browse the repository at this point in the history
* Bump Verilator to 5.0.22
* Bump Chisel to 6.2.0

Signed-off-by: Schuyler Eldridge <[email protected]>
  • Loading branch information
seldridge authored Mar 7, 2024
1 parent 7f426ed commit a05d3ce
Show file tree
Hide file tree
Showing 3 changed files with 4 additions and 4 deletions.
2 changes: 1 addition & 1 deletion .github/workflows/test.yml
Original file line number Diff line number Diff line change
Expand Up @@ -8,7 +8,7 @@ on:
workflow_dispatch:

env:
verilator-version: v5.012
verilator-version: v5.022
verilator-install-dir: verilator-install

jobs:
Expand Down
2 changes: 1 addition & 1 deletion build.sbt
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,7 @@ ThisBuild / scalaVersion := "2.13.12"
ThisBuild / version := "0.1.0"
ThisBuild / organization := "%ORGANIZATION%"

val chiselVersion = "6.0.0"
val chiselVersion = "6.2.0"

lazy val root = (project in file("."))
.settings(
Expand Down
4 changes: 2 additions & 2 deletions build.sc
Original file line number Diff line number Diff line change
Expand Up @@ -17,10 +17,10 @@ object %NAME% extends SbtModule { m =>
"-Xcheckinit",
)
override def ivyDeps = Agg(
ivy"org.chipsalliance::chisel:6.0.0",
ivy"org.chipsalliance::chisel:6.2.0",
)
override def scalacPluginIvyDeps = Agg(
ivy"org.chipsalliance:::chisel-plugin:6.0.0",
ivy"org.chipsalliance:::chisel-plugin:6.2.0",
)
object test extends SbtModuleTests with TestModule.ScalaTest {
override def ivyDeps = m.ivyDeps() ++ Agg(
Expand Down

0 comments on commit a05d3ce

Please sign in to comment.