-
Notifications
You must be signed in to change notification settings - Fork 645
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
TileLink to CHI #2630
Comments
昆明湖目前的设计是都采用 TileLink 协议,包括 L1-L2 和 L2-L3 之间的通信 [TRANSLATION] The current design of Kunminghu adopts TileLink in both L1-L2 and L2-L3 communication. |
好的,目前昆明湖的核外总线,还是AXI4吗,还是CHI |
目前核外的总线是 AXI4 [TRANSLATION] The current external protocol is AXI4 |
你好,想问一下,咱们目前昆明湖的设计中,总线协议是片内采用TileLink,片外采用CHI协议吗,之前说昆明湖准备替换TileLink为CHI,目前看到TL转CHI的bridge开发,这样的话,核间核内是保留了Tilelink协议然后通过Bridge,外设总线采用CHI的方案吗?
[TRANSLATION] Hello, I'd like to inquire about the current design of Kunminghu. Is the on-chip communication protocol TileLink, and the off-chip protocol CHI? Previously, it was mentioned that Kunminghuwas planning to replace TileLink with CHI. Currently, there seems to be development on the TL to CHI bridge. In this case, is the TileLink protocol retained for communication between cores internally, using a bridge, while the external peripheral bus adopts the CHI protocol?
The text was updated successfully, but these errors were encountered: