New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

How to compile it to verilog! #59

Open

myjtag opened this issue Dec 11, 2020 · 1 comment

myjtag commented Dec 11, 2020

Hi,
I have installed sbt on my windows machine, and when I run make it would generate these errors,

git submodule update --init berkeley-testfloat-3
fatal: not a git repository (or any of the parent directories): .git
make: *** [Makefile:9: berkeley-testfloat-3/.git] Error 128

So How should I Generate Verilog for implementation of FPGA?

HaFred commented Dec 9, 2022

ChiselTester should have the Verilog dumping function as long as you get through the sbt process.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment