{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"sgrt","owner":"fpgasystems","isFork":false,"description":"Systems Group RunTime.","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":[25,27,31,36,10,5,19,10,21,47,24,20,3,0,0,34,7,15,22,32,18,52,14,11,10,10,24,2,21,26,10,41,39,44,33,18,35,60,72,92,38,27,21,51,38,24,1,0,23,49,34,16],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T04:53:35.374Z"}},{"type":"Public","name":"sgrt_install","owner":"fpgasystems","isFork":false,"description":"Systems Group RunTime Installation.","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T04:35:37.854Z"}},{"type":"Public","name":"Coyote","owner":"fpgasystems","isFork":false,"description":"Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.","allTopics":["fpga","tcp","service","amd","gpu","virtualization","rdma","xilinx-fpga","hbm"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":15,"starsCount":206,"forksCount":62,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T12:22:45.416Z"}},{"type":"Public","name":"dedup","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":[0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T15:27:13.747Z"}},{"type":"Public","name":"AMD-OHC-2024","owner":"fpgasystems","isFork":false,"description":"Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T11:15:54.811Z"}},{"type":"Public","name":"Chameleon-RAG-Acceleration","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T05:00:34.197Z"}},{"type":"Public","name":"RecoNIC_RDMA_port","owner":"fpgasystems","isFork":true,"description":"RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":17,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T09:32:30.638Z"}},{"type":"Public","name":"hacc","owner":"fpgasystems","isFork":false,"description":"ETHZ Heterogeneous Accelerated Compute Cluster.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":28,"forksCount":1,"license":"MIT License","participation":[1,1,4,2,0,0,31,21,0,0,0,2,1,0,0,9,2,0,0,0,0,0,0,1,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-26T14:24:16.020Z"}},{"type":"Public","name":"gcow","owner":"fpgasystems","isFork":false,"description":"🐄 Gradient compression on the wire","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":[0,0,0,0,6,8,0,5,0,4,4,2,2,2,0,0,1,2,2,1,0,0,0,1,1,0,1,0,1,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-28T13:30:41.410Z"}},{"type":"Public","name":"Vitis_with_100Gbps_TCP-IP","owner":"fpgasystems","isFork":false,"description":"100 Gbps TCP/IP stack for Vitis shells","allTopics":["xilinx","tcp","vitis","network-kernel"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":19,"starsCount":179,"forksCount":74,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-23T08:52:34.209Z"}},{"type":"Public","name":"fpga-network-stack","owner":"fpgasystems","isFork":false,"description":"Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)","allTopics":["network","roce","100gbit","fpga","tcp"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":2,"issueCount":21,"starsCount":731,"forksCount":262,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-23T08:46:59.979Z"}},{"type":"Public","name":"finn","owner":"fpgasystems","isFork":true,"description":"Dataflow compiler for QNN inference on FPGAs","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":228,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-22T11:19:56.440Z"}},{"type":"Public","name":"hacc-platform","owner":"fpgasystems","isFork":false,"description":"Hardware ACCeleration Platform.","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-16T17:13:58.728Z"}},{"type":"Public","name":"amnes","owner":"fpgasystems","isFork":false,"description":"Design space exploration of correlation computation on FPGA.","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-28T14:29:57.099Z"}},{"type":"Public","name":"xilinx-cmake","owner":"fpgasystems","isFork":false,"description":"Vitis HLS cmake integration","allTopics":["cmake","fpga","vitis-hls"],"primaryLanguage":{"name":"CMake","color":"#DA3434"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-26T13:17:54.708Z"}},{"type":"Public","name":"strega","owner":"fpgasystems","isFork":false,"description":"An HTTP Server for FPGAs","allTopics":["http","fpga","microservice","webserver"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":11,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-26T13:15:53.586Z"}},{"type":"Public","name":"apachebench","owner":"fpgasystems","isFork":false,"description":"ApacheBench HighPerformance","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-26T10:44:40.310Z"}},{"type":"Public","name":"energat","owner":"fpgasystems","isFork":true,"description":"🔋🎯 Thread-level, NUMA-aware energy attribution model for multi-tenancy","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":5,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-03T22:15:06.256Z"}},{"type":"Public","name":"loadbalancer","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-22T10:48:09.875Z"}},{"type":"Public","name":"Coyote-CIRCT","owner":"fpgasystems","isFork":false,"description":"Deploy CIRCT generated circuits with a streaming abstraction (circt-stream) effortlessly through Coyote.","allTopics":["fpga","hls","coyote","mlir","circt","circt-stream"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-11T13:49:55.821Z"}},{"type":"Public","name":"hw-acceleration-of-compression-and-crypto","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-02T15:02:14.082Z"}},{"type":"Public","name":"faasim","owner":"fpgasystems","isFork":true,"description":"🔁 Full-system simulator for modeling serverless systems","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-10T11:53:44.612Z"}},{"type":"Public","name":"ACCL","owner":"fpgasystems","isFork":true,"description":"Accelerated Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":26,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-29T11:50:07.642Z"}},{"type":"Public","name":"davos","owner":"fpgasystems","isFork":false,"description":"Distributed Accelerator OS","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":4,"starsCount":59,"forksCount":28,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-04-06T12:01:56.646Z"}},{"type":"Public","name":"SKT","owner":"fpgasystems","isFork":false,"description":"A One-Pass Multi-Sketch Data Analytics Accelerator","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-14T14:11:39.718Z"}},{"type":"Public","name":"Distributed_Recommendation_Inference_on_FPGA_Clusters","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-10T06:26:29.429Z"}},{"type":"Public","name":"FPGA-Recommendation-Accelerator","owner":"fpgasystems","isFork":false,"description":"MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":15,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-26T18:20:22.271Z"}},{"type":"Public","name":"GPU-FPGA-Recommendation-System","owner":"fpgasystems","isFork":false,"description":"FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":14,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-26T18:05:03.550Z"}},{"type":"Public","name":"hashing-XeonFPGA","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-14T17:40:34.545Z"}},{"type":"Public","name":"fpga-hyperloglog","owner":"fpgasystems","isFork":false,"description":"FPGA-based HyperLogLog Accelerator","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":12,"forksCount":5,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-13T09:25:07.676Z"}}],"repositoryCount":46,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"fpgasystems repositories"}