{"payload":{"pageCount":3,"repositories":[{"type":"Public","name":"XiangShan","owner":"OpenXiangShan","isFork":false,"description":"Open-source high-performance RISC-V processor","allTopics":["chisel","risc-v","microarchitecture"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":42,"issueCount":50,"starsCount":4718,"forksCount":645,"license":"Other","participation":[36,15,65,27,79,51,64,38,26,15,29,23,39,24,25,32,21,13,11,5,1,13,29,40,24,43,33,46,72,69,51,46,43,70,36,70,43,45,37,39,57,52,47,54,40,38,15,30,43,51,51,41],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T15:58:47.146Z"}},{"type":"Public","name":"CoupledL2","owner":"OpenXiangShan","isFork":false,"description":"Open-source non-blocking L2 cache","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":0,"starsCount":31,"forksCount":19,"license":"Other","participation":[2,0,8,0,4,3,0,2,1,0,0,2,1,4,0,1,1,0,0,0,0,0,0,0,0,1,1,2,2,0,1,0,1,9,10,5,6,0,3,4,5,1,4,7,9,1,2,8,6,5,3,5],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T11:28:09.663Z"}},{"type":"Public","name":"NEMU","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":14,"issueCount":33,"starsCount":230,"forksCount":84,"license":"Other","participation":[12,0,2,5,6,0,1,1,5,1,2,1,0,1,3,0,0,4,5,0,0,10,3,0,3,7,2,1,14,3,1,3,2,12,7,11,5,2,8,7,7,6,12,9,10,10,11,13,11,34,10,6],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T10:39:08.815Z"}},{"type":"Public","name":"difftest","owner":"OpenXiangShan","isFork":false,"description":"Modern co-simulation framework for RISC-V CPUs","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":4,"issueCount":5,"starsCount":111,"forksCount":63,"license":"Mulan Permissive Software License, Version 2","participation":[5,0,6,6,7,0,4,1,6,3,0,4,0,7,2,5,15,4,14,7,0,5,4,5,11,5,3,4,6,6,8,3,6,9,7,1,3,5,2,0,10,4,8,4,2,0,7,5,4,3,3,5],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T07:34:21.645Z"}},{"type":"Public","name":"GEM5","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":2,"starsCount":54,"forksCount":21,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[13,0,21,8,8,12,1,15,11,8,5,9,7,5,5,6,13,13,6,7,1,8,3,1,17,3,3,2,8,5,4,6,18,11,1,3,0,0,1,0,2,7,2,0,1,4,9,4,5,1,1,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T07:07:18.854Z"}},{"type":"Public","name":"ready-to-run","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":3,"starsCount":3,"forksCount":7,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,1,2,4,0,5,0,0,0,0,0,0,0,0,1,1,3,3,1,0,6,3,4,5,4],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T08:52:53.516Z"}},{"type":"Public","name":"Utility","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":4,"issueCount":0,"starsCount":7,"forksCount":13,"license":null,"participation":[1,0,3,0,6,2,2,0,0,0,0,1,0,1,2,1,1,1,3,0,0,0,1,4,0,1,0,0,2,0,3,0,2,0,0,2,2,1,1,0,1,1,0,2,1,0,0,0,0,2,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T07:48:57.146Z"}},{"type":"Public","name":"DRAMsim3","owner":"OpenXiangShan","isFork":true,"description":"DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":139,"license":"MIT License","participation":[0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T09:39:44.438Z"}},{"type":"Public","name":"tl-test","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":3,"issueCount":1,"starsCount":8,"forksCount":9,"license":"Other","participation":[0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,2,0,0,5,0,0,0,0,3,8,2,0,0,0,0,0,0,0,0,1,1,0,0,0,3,3],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T07:49:53.805Z"}},{"type":"Public","name":"HuanCun","owner":"OpenXiangShan","isFork":false,"description":"Open-source high-performance non-blocking cache","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":2,"starsCount":63,"forksCount":33,"license":"Other","participation":[1,0,5,0,3,0,0,0,0,0,0,1,0,0,2,0,1,0,0,0,0,0,0,0,0,1,1,0,1,0,2,0,0,2,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,3,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T04:55:59.588Z"}},{"type":"Public","name":"tl-test-new","owner":"OpenXiangShan","isFork":false,"description":"The Unified TileLink Memory Subsystem Tester for XiangShan","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":1,"starsCount":2,"forksCount":0,"license":"Mulan Permissive Software License, Version 2","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,15,0,0,27,19,8,21,4,0,4,0,0,0,2,0,0,0,0,1,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T15:23:26.371Z"}},{"type":"Public","name":"XiangShan-doc","owner":"OpenXiangShan","isFork":false,"description":"Documentation for XiangShan","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":1,"issueCount":5,"starsCount":341,"forksCount":130,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T09:54:16.026Z"}},{"type":"Public","name":"riscv-isa-sim","owner":"OpenXiangShan","isFork":true,"description":"Spike, a RISC-V ISA Simulator","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":0,"starsCount":5,"forksCount":830,"license":"Other","participation":[7,1,4,14,4,7,2,4,2,7,14,19,5,4,12,16,7,4,0,7,2,6,2,7,2,1,5,0,4,3,9,12,4,1,7,8,7,17,23,13,18,10,37,29,19,10,9,7,18,12,7,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-14T03:41:26.234Z"}},{"type":"Public","name":"gcc","owner":"OpenXiangShan","isFork":true,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":4384,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-13T07:22:50.482Z"}},{"type":"Public","name":"riscv-hyp-tests","owner":"OpenXiangShan","isFork":true,"description":"A bare-metal application to test specific features of the risc-v hypervisor extension","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":20,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-13T05:00:01.332Z"}},{"type":"Public","name":"rocket-chip","owner":"OpenXiangShan","isFork":true,"description":"Rocket Chip Generator","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":1118,"license":"Other","participation":[14,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,2,1,0,0,0,0,1,0,1,1,0,0,1,0,0,0,3,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-13T03:43:02.462Z"}},{"type":"Public","name":"edk2-platforms","owner":"OpenXiangShan","isFork":true,"description":"EDK II sample platform branches and tags","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":474,"license":"Other","participation":[7,9,22,18,18,7,1,3,4,11,20,0,7,2,4,0,9,3,39,3,5,2,1,9,9,14,13,9,3,4,3,2,4,14,4,27,16,11,7,12,8,8,6,25,17,19,10,0,4,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-13T03:04:24.291Z"}},{"type":"Public","name":"OpenLLC","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T08:38:23.967Z"}},{"type":"Public","name":"OpenAIA","owner":"OpenXiangShan","isFork":false,"description":"The implementation of RISC-V Advanced Interrupt Architecture","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T07:58:03.690Z"}},{"type":"Public","name":"nexus-am","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":2,"issueCount":5,"starsCount":30,"forksCount":24,"license":null,"participation":[0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,1,0,0,0,0,0,0,4,6,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-11T04:51:49.202Z"}},{"type":"Public","name":"env-scripts","owner":"OpenXiangShan","isFork":false,"description":"Scripts for XiangShan","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":14,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T08:43:33.617Z"}},{"type":"Public","name":"LibCheckpoint","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,5,0,0,13,0,2,0,3,0,0,0,0,3,2,0,0,0,0,2,1,2,2,1,0,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T08:28:07.831Z"}},{"type":"Public","name":"opensbi","owner":"OpenXiangShan","isFork":true,"description":"RISC-V Open Source Supervisor Binary Interface","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":497,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T03:27:35.495Z"}},{"type":"Public","name":"xfuzz","owner":"OpenXiangShan","isFork":false,"description":"Fuzzing General-Purpose Hardware Designs with Software Fuzzers","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":3,"starsCount":10,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,1,0,0,2,0,0,0,0,1,1,0,0,2,0,0,0,0,0,1,0,0,0,0,0,0,0,0,2,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-04T13:05:32.604Z"}},{"type":"Public","name":"riscv-pk","owner":"OpenXiangShan","isFork":true,"description":"RISC-V Proxy Kernel","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":307,"license":"Other","participation":[0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,4,0,0,2,0,0,0,0,0,0,0,2,0,0,6,4,6,0,1,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-04T11:01:59.336Z"}},{"type":"Public","name":"qemu","owner":"OpenXiangShan","isFork":true,"description":"Official QEMU mirror. Please see <a href=\"https://www.qemu.org/contribute/\" rel=\"nofollow\">https://www.qemu.org/contribute/</a> for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":5490,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-04T03:06:09.570Z"}},{"type":"Public","name":"YunSuan","owner":"OpenXiangShan","isFork":false,"description":"This repo includes XiangShan's function units","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":11,"license":"Mulan Permissive Software License, Version 2","participation":[6,2,1,0,0,2,0,0,0,0,0,0,1,4,0,3,3,1,1,0,0,0,1,5,3,2,2,5,3,1,3,3,4,0,4,4,1,3,1,1,1,2,1,3,1,0,1,1,3,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T09:41:42.262Z"}},{"type":"Public","name":"riscv-tests","owner":"OpenXiangShan","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":449,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,2,0,1,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-02T05:43:57.846Z"}},{"type":"Public","name":"gos","owner":"OpenXiangShan","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":[0,0,1,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,4,2,5,2,6,22,18,15,11,30,18,21,5,5,8,6,0,21,25,20,36,9,0,9,14,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-29T08:22:13.600Z"}},{"type":"Public","name":"xs-env","owner":"OpenXiangShan","isFork":false,"description":"XiangShan Frontend Develop Environment","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":1,"issueCount":1,"starsCount":44,"forksCount":47,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-29T03:24:57.781Z"}}],"repositoryCount":65,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"OpenXiangShan repositories"}