{"payload":{"header_redesign_enabled":false,"results":[{"id":"220229160","archived":false,"color":"#b2b7f8","followers":82,"has_funding_file":false,"hl_name":"chipsalliance/yosys-f4pga-plugins","hl_trunc_description":"Plugins for Yosys developed as part of the F4PGA project.","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":220229160,"name":"yosys-f4pga-plugins","owner_id":46612642,"owner_login":"chipsalliance","updated_at":"2024-05-14T20:35:44.206Z","has_issues":true}},"sponsorable":false,"topics":["toolchain","fpga","eda","xilinx","yosys","xilinx-fpga","yosys-plugin","f4pga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achipsalliance%252Fyosys-f4pga-plugins%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/chipsalliance/yosys-f4pga-plugins/star":{"post":"yZlezlUjteFxBXS_6zcD4p4HTQbPuV93cgJAS02q9pRKdkpw2sVElqFhMga6QhuF118Lc5AOA-Ot1lG4QG43KA"},"/chipsalliance/yosys-f4pga-plugins/unstar":{"post":"BJYSIWEmjDyoN3kQK9N2zUn0biYrb9LFTrFTURxtKu9N7OM-GxRFKovjiHUyitOhrOKbjwIb2o40NL0NqUCXUA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"EvgSTSl2FIS0xKaMz1OBtwGSu615M0urx6cPmMInrOf8I7V9O5y-VvmtsquugpI8XBP44iPPrBMHbn9E6WVf3w"}}},"title":"Repository search results"}