{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":143147942,"defaultBranch":"master","name":"nextpnr","ownerLogin":"YosysHQ","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2018-08-01T11:39:03.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/35169771?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1724234337.0","currentOid":""},"activityList":{"items":[{"before":"6ca64526bb18ace8690872b09ca1251567c116de","after":"4b63b1115e01590e1ca5ac7a7f9c17811455387e","ref":"refs/heads/master","pushedAt":"2024-09-20T11:44:48.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Bump tests submodule\n\nSigned-off-by: gatecat ","shortMessageHtmlLink":"Bump tests submodule"}},{"before":"2627d4e0ad38ebc476af501ce8fff7f17f03d64f","after":"6ca64526bb18ace8690872b09ca1251567c116de","ref":"refs/heads/master","pushedAt":"2024-09-18T14:29:32.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Fix handling of RNG seed\n\n* Fix truncation of output seed value from 64 bits to 32 bits (int\n instead of uint64) when written to json file.\n\n* Fix input seed value conversion when --seed option is used.\n\n* Remove input seed value scrambling (use of rngseed()) when --seed\n or --randomize-seed option is used since the output seed value will\n be the scrambled value and not the seed that was actually supplied\n or generated.","shortMessageHtmlLink":"Fix handling of RNG seed"}},{"before":"50bd8d09b07d8e62959ae299177310c2e7f9e4e9","after":"2627d4e0ad38ebc476af501ce8fff7f17f03d64f","ref":"refs/heads/master","pushedAt":"2024-09-12T18:16:17.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"ecp5: Allow disabling of global promotion (#1367)","shortMessageHtmlLink":"ecp5: Allow disabling of global promotion (#1367)"}},{"before":"ff7b8535bc78a1253b053ea5d7ce84065a39bcaf","after":"50bd8d09b07d8e62959ae299177310c2e7f9e4e9","ref":"refs/heads/master","pushedAt":"2024-09-12T07:53:40.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Gowin. Implement the EMCU primitive. (#1366)\n\n* Gowin. Implement the EMCU primitive.\r\n\r\nAdd support for the GW1NSR-4C's embedded Cortex-M3 processor. Since it\r\nuses flash in its own way, we disable additional flash processing for\r\nthis case.\r\n\r\nSigned-off-by: YRabbit \r\n\r\n* Gowin. Fix merge.\r\n\r\nSigned-off-by: YRabbit \r\n\r\n---------\r\n\r\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Implement the EMCU primitive. (#1366)"}},{"before":"8d0f52fbf9b0bf4356ad342d8cc3b5fa6e423520","after":"ff7b8535bc78a1253b053ea5d7ce84065a39bcaf","ref":"refs/heads/master","pushedAt":"2024-09-11T09:18:26.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Gowin. Add DHCEN primitive. (#1349)\n\n* Gowin. Add DHCEN primitive.\r\n\r\nThis primitive allows you to dynamically turn off and turn on the\r\nnetworks of high-speed clocks.\r\n\r\nThis is done tracking the routes to the sinks and if the route passes\r\nthrough a special HCLK MUX (this may be the input MUX or the output MUX,\r\nas well as the interbank MUX), then the control signal of this MUX is\r\nused.\r\n\r\nSigned-off-by: YRabbit \r\n\r\n* Gowin. Change the DHCEN binding\r\n\r\nUse the entire PIP instead of a wire - avoids normalisation and may also\r\nbe useful in the future when calculating clock stuff.\r\n\r\nSigned-off-by: YRabbit \r\n\r\n---------\r\n\r\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Add DHCEN primitive. (#1349)"}},{"before":"4d1de4532acf35bf4fdeea8bfcfb0e8b9ad3578c","after":"8d0f52fbf9b0bf4356ad342d8cc3b5fa6e423520","ref":"refs/heads/master","pushedAt":"2024-09-11T06:23:46.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"timing: Move towards DelayPairs for timing reporting (#1359)","shortMessageHtmlLink":"timing: Move towards DelayPairs for timing reporting (#1359)"}},{"before":"4cf7afedf7b11c461d8ff252552d051ee6d5a1c8","after":"4d1de4532acf35bf4fdeea8bfcfb0e8b9ad3578c","ref":"refs/heads/master","pushedAt":"2024-09-05T20:39:26.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Gowin. BUGFIX. Create all Clock Pips. (#1358)\n\nSome Clocks PIPS were not created due to a check for the presence of a\r\ndelay class, now all wires are attributed to the class so that there is\r\nno longer any need for this check.\r\n\r\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. BUGFIX. Create all Clock Pips. (#1358)"}},{"before":"2dc712130cfd6e14f488b410add88d98f1aadc14","after":"4cf7afedf7b11c461d8ff252552d051ee6d5a1c8","ref":"refs/heads/master","pushedAt":"2024-09-04T10:55:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Gowin. Implement the UserFlash primitive (#1357)\n\n* Gowin. Implement the UserFlash primitive\r\n\r\nSome Gowin chips have embedded flash memory accessible from the fabric.\r\nHere we add primitives that allow access to this memory.\r\n\r\nSigned-off-by: YRabbit \r\n\r\n* Gowin. Fix cell creation\r\n\r\nSigned-off-by: YRabbit \r\n\r\n---------\r\n\r\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Implement the UserFlash primitive (#1357)"}},{"before":"32e2d9223c5e554860ad8d98fb02f441a5615a2b","after":"2dc712130cfd6e14f488b410add88d98f1aadc14","ref":"refs/heads/master","pushedAt":"2024-08-21T10:36:23.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"allow LFD2NX devices to be specified with --device (#1353)","shortMessageHtmlLink":"allow LFD2NX devices to be specified with --device (#1353)"}},{"before":"01737a400c1f14315c58d0b11e1e9ae05fac9d49","after":"32e2d9223c5e554860ad8d98fb02f441a5615a2b","ref":"refs/heads/master","pushedAt":"2024-08-21T10:27:59.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"Gowin. BUGFIX. Timing\n\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. BUGFIX. Timing"}},{"before":"968da5dc01342db401d303e35b9ed7214d087442","after":null,"ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-08-21T09:58:57.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"}},{"before":"fa55e938482cb98102bb724f4c088257b60e7f4e","after":"01737a400c1f14315c58d0b11e1e9ae05fac9d49","ref":"refs/heads/master","pushedAt":"2024-08-21T09:58:55.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"Gowin. Add clock wires delays.\n\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Add clock wires delays."}},{"before":"2f03e8864f16a7e1887602ef51a848325f266f5f","after":"474979497bac3e062e754f80fb98b794e7030e80","ref":"refs/heads/micko/himbaechel_gui","pushedAt":"2024-08-20T07:20:16.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"mmicko","name":"Miodrag Milanović","path":"/mmicko","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3623496?s=80&v=4"},"commit":{"message":"added bit more wires","shortMessageHtmlLink":"added bit more wires"}},{"before":"e11a1f02159c71ef2e4a86b1e348da6d2127b76b","after":"968da5dc01342db401d303e35b9ed7214d087442","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-08-20T05:40:23.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"Gowin. Add clock wires delays.\n\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Add clock wires delays."}},{"before":"0d5d32951c2f2100e436a4fbaf82d23e645ae4ff","after":"fa55e938482cb98102bb724f4c088257b60e7f4e","ref":"refs/heads/master","pushedAt":"2024-08-19T20:06:45.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"Himbaechel xilinx : Fix regex to parse Zynq device names","shortMessageHtmlLink":"Himbaechel xilinx : Fix regex to parse Zynq device names"}},{"before":"f4ea2322e3579a5f13cfe4287b61eb27b69f5b56","after":"e11a1f02159c71ef2e4a86b1e348da6d2127b76b","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-08-18T19:22:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"Gowin. Add clock wires delays.\n\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Add clock wires delays."}},{"before":"f199c3e576a3a796697e9e87f44242ae1489d2da","after":"0d5d32951c2f2100e436a4fbaf82d23e645ae4ff","ref":"refs/heads/master","pushedAt":"2024-08-12T15:45:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"SDC parsing support (#1348)\n\n* kernel: Add SDC file parser\r\n\r\n* kernel: Add sdc as valid option\r\n\r\n* kernel/sdc: Add error on EOF when fetching strings\r\n\r\n* kernel/sdc: WIP command parsing for set_false_path\r\n\r\n* kernel/sdc: Fully parse set_false_path\r\n\r\n* kernel/sdc: Handle review comments","shortMessageHtmlLink":"SDC parsing support (#1348)"}},{"before":"e9e7dce23d537d4318dfadcf2cd22310b9fdd11a","after":"f199c3e576a3a796697e9e87f44242ae1489d2da","ref":"refs/heads/master","pushedAt":"2024-08-12T14:29:26.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Update shell.nix (#1347)","shortMessageHtmlLink":"Update shell.nix (#1347)"}},{"before":"11d335c7cec7bc62781166926ca43ab645cc2604","after":"e9e7dce23d537d4318dfadcf2cd22310b9fdd11a","ref":"refs/heads/master","pushedAt":"2024-08-03T13:57:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Himbaechel Gowin: HCLK Support (#1340)\n\n* Himbaechel Gowin: Add support for CLKDIV and CLKDIV2\r\n\r\n* Himbaechel Gowin: Add support for CLKDIV and CLKDIV2\r\n\r\n* Gowin Himbaechel: HCLK Bug fixes and corrections","shortMessageHtmlLink":"Himbaechel Gowin: HCLK Support (#1340)"}},{"before":"f17caa23795386c02dfdcc00f8ec582a757244b9","after":"11d335c7cec7bc62781166926ca43ab645cc2604","ref":"refs/heads/master","pushedAt":"2024-08-02T12:12:16.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Gowin. Fix GW2A-18(c) DCS and DQCE\n\nWe filter out PIPs from these chips that bypass DCS.\n\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Fix GW2A-18(c) DCS and DQCE"}},{"before":"336c915e3f20b695e52b1b8345b45437d6cd4637","after":"f4ea2322e3579a5f13cfe4287b61eb27b69f5b56","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-08-02T05:12:38.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"himbaechel/gowin: add timing information","shortMessageHtmlLink":"himbaechel/gowin: add timing information"}},{"before":"29963f594c1b100d2c2087ee5a81df22d2b6c108","after":"336c915e3f20b695e52b1b8345b45437d6cd4637","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-08-02T03:29:21.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"himbaechel/gowin: add timing information","shortMessageHtmlLink":"himbaechel/gowin: add timing information"}},{"before":"2cce43a2d2d768a2afa3798bae74c48754a6c905","after":"29963f594c1b100d2c2087ee5a81df22d2b6c108","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-08-02T03:22:49.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"himbaechel/gowin: add timing information","shortMessageHtmlLink":"himbaechel/gowin: add timing information"}},{"before":"943a3e7f044722afb9cfaa6cbaa5134bdb67e8e3","after":"2cce43a2d2d768a2afa3798bae74c48754a6c905","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-07-29T10:33:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"himbaechel/gowin: add timing information","shortMessageHtmlLink":"himbaechel/gowin: add timing information"}},{"before":"eb099a9244857219ee33d627540dc5e2316893ae","after":"f17caa23795386c02dfdcc00f8ec582a757244b9","ref":"refs/heads/master","pushedAt":"2024-07-29T10:31:59.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"Gowin. BUGFIX. Fix placement checks\n\nIt was not taken into account that there are only 6 ALUs per cell. As a\nresult, on complex designs where ALUs and LUT-based memory are involved\nand there are many LUTs (like in the RISCV emulator), there were\nsometimes false positives about placement conflicts.\n\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. BUGFIX. Fix placement checks"}},{"before":"020b1d985c454ee005401bdf297a65295cbe280e","after":"943a3e7f044722afb9cfaa6cbaa5134bdb67e8e3","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-07-26T00:52:10.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"himbaechel/gowin: add timing information","shortMessageHtmlLink":"himbaechel/gowin: add timing information"}},{"before":"10ed8be7c059487066d50328518c7f9533af0c54","after":"020b1d985c454ee005401bdf297a65295cbe280e","ref":"refs/heads/lofty/himbaechel-gowin-timing","pushedAt":"2024-07-26T00:51:52.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"Ravenslofty","name":"Lofty","path":"/Ravenslofty","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1503707?s=80&v=4"},"commit":{"message":"himbaechel/gowin: add timing information","shortMessageHtmlLink":"himbaechel/gowin: add timing information"}},{"before":"cecd6b3f4d2ff4a4931647db2337a7adcd144432","after":"eb099a9244857219ee33d627540dc5e2316893ae","ref":"refs/heads/master","pushedAt":"2024-07-09T12:18:35.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Gowin. Bugfix.\n\nThe statement in the Gowin documentation that in the reading mode\n\"READ_MODE=0\" the output register is not used and the OCE signal is\nignored is not confirmed by practice - if the OCE was left unconnected\nor connected to the constant network, then a change in output data was\nobserved even with CE=0, as well as the absence of such at CE=1.\n\nSynchronizing CE and OCE helps and the memory works properly in complex\nsystems such as RISC-V emulation and i8080 emulation (with 32K RAM and\n16K BSRAM based ROM), but there is no theoretical basis for this fix, so\nit is a hack.\n\nSigned-off-by: YRabbit ","shortMessageHtmlLink":"Gowin. Bugfix."}},{"before":"c19c3b159f101d1f3f794a375dab5b19ec86d5b5","after":null,"ref":"refs/heads/mmicko/arch_context","pushedAt":"2024-07-08T14:45:26.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"}},{"before":"7dd4a8c1d546c048b3b755d361820c865add7956","after":"cecd6b3f4d2ff4a4931647db2337a7adcd144432","ref":"refs/heads/master","pushedAt":"2024-07-08T14:45:24.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"gatecat","name":"myrtle","path":"/gatecat","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/78621419?s=80&v=4"},"commit":{"message":"Document context related calls in HimbaechelAPI","shortMessageHtmlLink":"Document context related calls in HimbaechelAPI"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yMFQxMTo0NDo0OC4wMDAwMDBazwAAAAS75Vh2","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yMFQxMTo0NDo0OC4wMDAwMDBazwAAAAS75Vh2","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNy0wOFQxNDo0NToyNC4wMDAwMDBazwAAAAR5tx_u"}},"title":"Activity · YosysHQ/nextpnr"}