-
Notifications
You must be signed in to change notification settings - Fork 0
/
nrf24l01.c
823 lines (648 loc) · 21.3 KB
/
nrf24l01.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
#include "nrf24l01.h"
#include "nrf24l01_reg.h"
void ce_set(nrf24l01* dev) {
//HAL_Delay(1);
HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_SET);
}
void ce_reset(nrf24l01* dev) {
HAL_GPIO_WritePin(dev->config.ce_port, dev->config.ce_pin, GPIO_PIN_RESET);
//HAL_Delay(1);
}
static void csn_set(nrf24l01* dev) {
HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin, GPIO_PIN_SET);
}
static void csn_reset(nrf24l01* dev) {
HAL_GPIO_WritePin(dev->config.csn_port, dev->config.csn_pin, GPIO_PIN_RESET);
}
GPIO_PinState nrf_ce_state(nrf24l01* dev)
{
return HAL_GPIO_ReadPin(dev->config.csn_port, dev->config.csn_pin);
}
/************************************************************************/
NRF_RESULT nrf_is_connected(nrf24l01* dev)
{
uint8_t reg = 0;
if (nrf_read_register(dev, SETUP_AW, ®) != NRF_OK) {
return NRF_ERROR;
}
if (reg >= 1 && reg <= 3) {
return NRF_OK;
}
return NRF_ERROR;
}
/************************************************************************/
NRF_RESULT nrf_init(nrf24l01* dev, nrf24l01_config* config)
{
dev->config = *config;
ce_reset(dev);
csn_reset(dev);
nrf_power_up(dev, true);
uint8_t config_reg = 0;
while ((config_reg & 2) == 0) { // wait for powerup
nrf_read_register(dev, NRF_CONFIG, &config_reg);
}
nrf_set_rx_payload_width(dev, dev->config.payload_length);
nrf_set_tx_address(dev, dev->config.tx_address);
nrf_set_rx_address(dev, 0, dev->config.pipe0_address);
nrf_set_rx_address(dev, 1, dev->config.pipe1_address);
nrf_set_rx_address(dev, 2, &(dev->config.pipe2_address));
nrf_set_rx_address(dev, 3, &(dev->config.pipe3_address));
nrf_set_rx_address(dev, 4, &(dev->config.pipe4_address));
nrf_set_rx_address(dev, 5, &(dev->config.pipe5_address));
nrf_enable_rx_data_ready_irq(dev, 1);
nrf_enable_tx_data_sent_irq(dev, 1);
nrf_enable_max_retransmit_irq(dev, 1);
nrf_enable_crc(dev, 1);
nrf_set_crc_width(dev, dev->config.crc_width);
nrf_set_address_width(dev, dev->config.addr_width);
nrf_set_rf_channel(dev, dev->config.rf_channel);
nrf_set_data_rate(dev, dev->config.data_rate);
nrf_set_retransmittion_count(dev, dev->config.retransmit_count);
nrf_set_retransmittion_delay(dev, dev->config.retransmit_delay);
nrf_set_rx_pipes(dev, NRF_PIPE_1 | NRF_PIPE_0);
nrf_enable_auto_ack(dev, NRF_PIPE_1 | NRF_PIPE_0);
nrf_clear_interrupts(dev);
nrf_rx_tx_control(dev, NRF_STATE_RX);
nrf_flush_rx(dev);
ce_set(dev);
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_send_command(nrf24l01* dev, uint8_t cmd, const uint8_t* tx,
uint8_t* rx, uint8_t len, volatile uint8_t* status)
{
uint8_t myTX[len + 1];
uint8_t myRX[len + 1];
myTX[0] = cmd;
int i = 0;
for (i = 0; i < len; i++) {
myTX[1 + i] = tx[i];
myRX[i] = 0;
}
csn_reset(dev);
if (HAL_SPI_TransmitReceive(dev->config.spi, myTX, myRX, 1 + len,
dev->config.spi_timeout) != HAL_OK) {
return NRF_ERROR;
}
csn_set(dev);
*status = myRX[0];
for (i = 0; i < len; i++) { rx[i] = myRX[1 + i]; }
return NRF_OK;
}
/************************************************************************/
void nrf_irq_handler(nrf24l01* dev)
{
uint8_t status = 0;
uint8_t temp = 0;
if (nrf_read_register(dev, NRF_STATUS, &status) != NRF_OK) { return; }
#if(DEBUG == 1)
sprintf(debug_str, "We have an interrupt: RX: %d, TX: %d, MR: %d",
status & (1 << 6), status & (1 << 5), status & (1 << 4));
debug_println(debug_str);
#endif
if ((status & (1 << RX_DR))) { // RX FIFO Interrupt
uint8_t fifo_status = 0;
ce_reset(dev);
nrf_read_register(dev, FIFO_STATUS, &fifo_status);
if ((fifo_status & (1 << RX_EMPTY)) == 0) {
nrf_read_rx_payload(dev, dev->config.rx_buffer);
temp = 1 << RX_DR;
nrf_write_register(dev, NRF_STATUS, &temp); // Clear RX_DR flag
nrf_packet_received_callback(dev);
}
ce_set(dev);
}
if (status & (1 << TX_DS)) { // TX Data Sent Interrupt
ce_reset(dev);
nrf_rx_tx_control(dev, NRF_STATE_RX);
ce_set(dev);
temp = 1 << TX_DS; // clear the interrupt flag
nrf_write_register(dev, NRF_STATUS, &temp); // Clear TX_DS flag
dev->tx_result = NRF_OK;
dev->tx_busy = false;
}
if ((status & (1 << MAX_RT))) { // MaxRetransmits reached
nrf_flush_tx(dev);
nrf_power_up(dev, 0); // power down
nrf_power_up(dev, 1); // power up
ce_reset(dev);
nrf_rx_tx_control(dev, NRF_STATE_RX);
temp = 1 << MAX_RT;
nrf_write_register(dev, NRF_STATUS, &temp);
ce_set(dev);
dev->tx_result = NRF_MAXTX;
dev->tx_busy = false;
}
}
/************************************************************************/
__weak void nrf_packet_received_callback(nrf24l01* dev) {
// default implementation (__weak) is used in favor of nrf_receive_packet
dev->rx_busy = false;
}
/************************************************************************/
NRF_RESULT nrf_read_register(nrf24l01* dev, uint8_t reg, uint8_t* data) {
uint8_t tx = 0;
if (nrf_send_command(dev, R_REGISTER | (REGISTER_MASK & reg), &tx, data, 1, &dev->status) !=
NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_write_register(nrf24l01* dev, uint8_t reg, uint8_t* data) {
uint8_t rx = 0;
if (nrf_send_command(dev, W_REGISTER | (REGISTER_MASK & reg), data, &rx, 1, &dev->status) !=
NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_read_rx_payload(nrf24l01* dev, uint8_t* data) {
uint8_t tx[dev->config.payload_length];
if (nrf_send_command(dev, R_RX_PAYLOAD, tx, data,
dev->config.payload_length, &dev->status) != NRF_OK) {
return NRF_ERROR;
}
dev->config.rx_buffer_pip = (dev->status & 0x0E) >> RX_P_NO;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_write_tx_payload(nrf24l01* dev, const uint8_t* data) {
uint8_t rx[dev->config.payload_length];
if (nrf_send_command(dev, W_TX_PAYLOAD, data, rx,
dev->config.payload_length, &dev->status) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_write_tx_payload_noack(nrf24l01* dev, const uint8_t* data) {
uint8_t reg = 0;
uint8_t rx[dev->config.payload_length];
if (nrf_read_register(dev, FEATURE, ®) != NRF_OK) {
return NRF_ERROR;
}
reg |= (1 << EN_DYN_ACK);
if (nrf_write_register(dev, FEATURE, ®) != NRF_OK) {
return NRF_ERROR;
}
if (nrf_send_command(dev, W_TX_PAYLOAD_NO_ACK, data, rx,
dev->config.payload_length, &dev->status) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_flush_tx(nrf24l01* dev) {
uint8_t rx = 0;
uint8_t tx = 0;
if (nrf_send_command(dev, FLUSH_TX, &tx, &rx, 0, &dev->status) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_flush_rx(nrf24l01* dev) {
uint8_t rx = 0;
uint8_t tx = 0;
if (nrf_send_command(dev, FLUSH_RX, &tx, &rx, 0, &dev->status) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_data_rate(nrf24l01* dev, NRF_DATA_RATE rate) {
uint8_t reg = 0;
if (nrf_read_register(dev, RF_SETUP, ®) != NRF_OK) {
return NRF_ERROR;
}
if (rate & 1) { // low bit set
reg |= 1 << RF_DR_LOW;
} else { // low bit clear
reg &= ~(1 << RF_DR_LOW);
}
if (rate & 2) { // high bit set
reg |= 1 << RF_DR_HIGH;
} else { // high bit clear
reg &= ~(1 << RF_DR_HIGH);
}
if (nrf_write_register(dev, RF_SETUP, ®) != NRF_OK) {
return NRF_ERROR;
}
dev->config.data_rate = rate;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_tx_power(nrf24l01* dev, NRF_TX_PWR pwr) {
uint8_t reg = 0;
if (nrf_read_register(dev, RF_SETUP, ®) != NRF_OK) {
return NRF_ERROR;
}
reg &= 0xF9; // clear bits 1,2
reg |= pwr << 1; // set bits 1,2
if (nrf_write_register(dev, RF_SETUP, ®) != NRF_OK) {
return NRF_ERROR;
}
dev->config.tx_power = pwr;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_ccw(nrf24l01* dev, bool activate) {
uint8_t reg = 0;
if (nrf_read_register(dev, RF_SETUP, ®) != NRF_OK) {
return NRF_ERROR;
}
if (activate) {
reg |= 0x80;
} else {
reg &= 0x7F;
}
if (nrf_write_register(dev, RF_SETUP, ®) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_read_rpd(nrf24l01*dev)
{
uint8_t rpd = 0;
if (nrf_read_register(dev, RPD, &rpd) != NRF_OK) {
return NRF_ERROR;
}
return ((rpd == 1)? NRF_OK:NRF_ERROR);
}
NRF_RESULT nrf_clear_interrupts(nrf24l01* dev) {
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_STATUS, ®) != NRF_OK) {
return NRF_ERROR;
}
reg |= (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT);
if (nrf_write_register(dev, NRF_STATUS, ®) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_rf_channel(nrf24l01* dev, uint8_t ch)
{
GPIO_PinState state = nrf_ce_state(dev);
ce_reset(dev);
ch &= 0x7F;
if (nrf_write_register(dev, RF_CH, &ch) != NRF_OK) {
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_ERROR;
}
dev->config.rf_channel = ch;
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_retransmittion_count(nrf24l01* dev, uint8_t count)
{
count &= 0x0F;
uint8_t reg = 0;
if (nrf_read_register(dev, SETUP_RETR, ®) != NRF_OK) {
return NRF_ERROR;
}
reg &= 0xF0; // clearing bits 0,1,2,3
reg |= count; // setting count
if (nrf_write_register(dev, SETUP_RETR, ®) != NRF_OK) {
return NRF_ERROR;
}
dev->config.retransmit_count = count;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_retransmittion_delay(nrf24l01* dev, uint8_t delay)
{
delay &= 0x0F;
uint8_t reg = 0;
if (nrf_read_register(dev, SETUP_RETR, ®) != NRF_OK) {
return NRF_ERROR;
}
reg &= 0x0F; // clearing bits 1,2,6,7
reg |= delay << 4; // setting delay
if (nrf_write_register(dev, SETUP_RETR, ®) != NRF_OK) {
return NRF_ERROR;
}
dev->config.retransmit_delay = delay;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_address_width(nrf24l01* dev, NRF_ADDR_WIDTH width)
{
uint8_t reg = 0;
if (nrf_read_register(dev, SETUP_AW, ®) != NRF_OK) {
return NRF_ERROR;
}
reg &= 0x03; // clearing bits 0,1
reg |= width; // setting delay
if (nrf_write_register(dev, SETUP_AW, ®) != NRF_OK) {
return NRF_ERROR;
}
dev->config.addr_width = width;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_rx_pipes(nrf24l01* dev, uint8_t pipes) {
GPIO_PinState state = nrf_ce_state(dev);
ce_reset(dev);
if (nrf_write_register(dev, EN_RXADDR, &pipes) != NRF_OK) {
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_ERROR;
}
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_enable_auto_ack(nrf24l01* dev, uint8_t pipe) {
GPIO_PinState state = nrf_ce_state(dev);
ce_reset(dev);
if (nrf_write_register(dev, EN_AA, &pipe) != NRF_OK) {
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_ERROR;
}
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_enable_crc(nrf24l01* dev, bool activate)
{
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
if (activate) {
reg |= 1 << EN_CRC;
} else {
reg &= ~(1 << EN_CRC);
}
if (nrf_write_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_crc_width(nrf24l01* dev, NRF_CRC_WIDTH width)
{
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
if (width == NRF_CRC_WIDTH_2B) {
reg |= 1 << CRCO;
} else {
reg &= ~(1 << CRCO);
}
if (nrf_write_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
dev->config.crc_width = width;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_power_up(nrf24l01* dev, bool power_up)
{
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
if (power_up) {
reg |= 1 << PWR_UP;
} else {
reg &= ~(1 << PWR_UP);
}
if (nrf_write_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_rx_tx_control(nrf24l01* dev, NRF_STATE_RXTX rx)
{
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
if (rx) {
reg |= 1 << PRIM_RX;
} else {
reg &= ~(1 << PRIM_RX);
}
if (nrf_write_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
dev->state = rx; // Change state
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_enable_rx_data_ready_irq(nrf24l01* dev, bool activate)
{
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
if (!activate) {
reg |= 1 << MASK_RX_DR;
} else {
reg &= ~(1 << MASK_RX_DR);
}
if (nrf_write_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_enable_tx_data_sent_irq(nrf24l01* dev, bool activate)
{
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
if (!activate) {
reg |= 1 << MASK_TX_DS;
} else {
reg &= ~(1 << MASK_TX_DS);
}
if (nrf_write_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_enable_max_retransmit_irq(nrf24l01* dev, bool activate)
{
uint8_t reg = 0;
if (nrf_read_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
if (!activate) {
reg |= 1 << MASK_MAX_RT;
} else {
reg &= ~(1 << MASK_MAX_RT);
}
if (nrf_write_register(dev, NRF_CONFIG, ®) != NRF_OK) {
return NRF_ERROR;
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_tx_address(nrf24l01* dev, uint8_t* address)
{
GPIO_PinState state = nrf_ce_state(dev);
ce_reset(dev);
uint8_t rx[5];
if (nrf_send_command(dev, W_REGISTER | TX_ADDR, address, rx,
5, &dev->status) != NRF_OK) {
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_ERROR;
}
dev->config.tx_address = address;
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_set_rx_address(nrf24l01* dev, uint8_t pipe, uint8_t* address)
{
GPIO_PinState state = nrf_ce_state(dev);
ce_reset(dev);
uint8_t rx[5];
if (pipe > 5) {
return NRF_INVALID_ARGUMENT;
}
else if (pipe < 2)
{
if (nrf_send_command(dev, W_REGISTER | (RX_ADDR_P0 + pipe), address, rx,
5, &dev->status) != NRF_OK) {
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_ERROR;
}
}
else
{
if (nrf_send_command(dev, W_REGISTER | (RX_ADDR_P0 + pipe), address, rx,
1, &dev->status) != NRF_OK) {
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
return NRF_ERROR;
}
}
if (state == GPIO_PIN_SET) {
ce_set(dev);
}
switch (pipe)
{
case 0:
dev->config.pipe0_address = address;
return NRF_OK;
case 1:
dev->config.pipe1_address = address;
return NRF_OK;
case 2:
dev->config.pipe2_address = *address;
return NRF_OK;
case 3:
dev->config.pipe3_address = *address;
return NRF_OK;
case 4:
dev->config.pipe4_address = *address;
return NRF_OK;
case 5:
dev->config.pipe5_address = *address;
return NRF_OK;
default:
return NRF_INVALID_ARGUMENT;
}
}
/************************************************************************/
NRF_RESULT nrf_set_rx_payload_width(nrf24l01* dev, uint8_t width)
{
width &= 0x3F;
for (uint8_t i = 0; i < 5; i++)
{
if (nrf_write_register(dev, RX_PW_P0 + i, &width) != NRF_OK) {
dev->config.payload_length = 0;
return NRF_ERROR;
}
}
dev->config.payload_length = width;
return NRF_OK;
}
/************************************************************************/
NRF_RESULT nrf_send_packet(nrf24l01* dev, const uint8_t* data)
{
while (dev->tx_busy || dev->rx_busy);
dev->tx_busy = true;
ce_reset(dev);
nrf_rx_tx_control(dev, NRF_STATE_TX);
nrf_write_tx_payload(dev, data);
ce_set(dev);
uint32_t timeout = HAL_GetTick();
timeout += NRF_TIMEOUT_MILIS;
while (dev->tx_busy && (HAL_GetTick() < timeout)) {} // wait for end of transmittion
if (dev->tx_busy) {
dev->tx_busy = false;
return NRF_TIMEOUT;
} else {
//dev->tx_busy = false;
return dev->tx_result;
}
}
/************************************************************************/
NRF_RESULT nrf_send_packet_noack(nrf24l01* dev, const uint8_t* data)
{
while (dev->tx_busy || dev->rx_busy);
dev->tx_busy = true;
ce_reset(dev);
nrf_rx_tx_control(dev, NRF_STATE_TX);
nrf_write_tx_payload_noack(dev, data);
ce_set(dev);
while (dev->tx_busy) {} // wait for end of transmittion
return dev->tx_result;
}
/************************************************************************/
uint8_t* nrf_receive_packet(nrf24l01* dev)
{
while (dev->tx_busy || dev->rx_busy);
dev->rx_busy = true;
ce_reset(dev);
nrf_rx_tx_control(dev, NRF_STATE_RX);
ce_set(dev);
while (dev->rx_busy) {} // wait for reception
return dev->config.rx_buffer;
}
/************************************************************************/
NRF_RESULT nrf_push_packet(nrf24l01* dev, const uint8_t* data)
{
if (dev->tx_busy) {
nrf_flush_tx(dev);
} else {
dev->tx_busy;
}
ce_reset(dev);
nrf_rx_tx_control(dev, NRF_STATE_TX);
nrf_write_tx_payload(dev, data);
ce_set(dev);
return NRF_OK;
}
/************************************************************************/